

# **Revision History**

Revision 0.1 (Jun. 2010)

- First release.

\_

**Jun. 2010** 1/20 <u>www.eorex.com</u>

## 256Mb (4M×4Bank×16) Synchronous DRAM

#### **Features**

- Fully Synchronous to Positive Clock Edge
- Single 3.3V ±0.3V Power Supply
- LVTTL Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8 or Full Page
- Programmable CAS Latency (C/L) 2 or 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
  - Sequential (B/L = 1/2/4/8/full Page)
  - Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation
- All Inputs are sampled at the Rising Edge of System Clock
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms (7.8us)

#### Description

The EM48AM1684VTG is Synchronous Dynamic Random Access Memory (SDRAM) organized as 4Meg words x 4 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 256Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL.

Available packages: TSOPII 54P 400mil.


### **Ordering Information**

Part No	Organization	Max. Freq	Package	Grade	Pb
EM48AM1684VTG-6F	16M X 16	166MHz @CL3	54pin TSOP(II)	Commercial	Free
EM48AM1684VTG-7F	16M X 16	143MHz @CL3	54pin TSOP(II)	Commercial	Free
EM48AM1684VTG-75F	16M X 16	133MHz @CL3	54pin TSOP(II)	Commerical	Free
EM48AM1684VTG-6FE	16M X 16	166MHz @CL3	54pin TSOP(II)	Extended	Free
EM48AM1684VTG-7FE	16M X 16	143MHz @CL3	54pin TSOP(II)	Extended	Free
EM48AM1684VTG-75FE	16M X 16	133MHz @CL3	54pin TSOP(II)	Extended	Free

the

**Jun. 2010** 2/20 www.eorex.com

# Parts Naming Rules




<sup>\*</sup> EOREX reserves the right to change products or specification without notice.

**Jun. 2010** 3/20 <u>www.eorex.com</u>

### Pin Assignment

eorex



54pin TSOP-II



# Pin Description (Simplified)

Pin	Name	Function
38	CLK	(System Clock)
	OLIV	Master clock input (Active on the positive rising edge)
19	/CS	(Chip Select)
		Selects chip when active
		(Clock Enable)
37	CKE	Activates the CLK when "H" and deactivates when "L".
		CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
		(Address)
		Row address (A0 to A12) is determined by A0 to A12 level at
		the bank active command cycle CLK rising edge.
		CA (CA0 to CA8) is determined by A0 to A8 level at the read or
		write command cycle CLK rising edge.
23~26, 22, 29~36	A0~A12	And this column address becomes burst access start address.
		A10 defines the pre-charge mode. When A10= High at the
		pre-charge command cycle, all banks are pre-charged.
		But when A10= Low at the pre-charge command cycle, only the
		bank that is selected by BA0/BA1 is pre-charged.
20, 21	BA0, BA1	(Bank Address)
20, 21	BAO, BAT	Selects which bank is to be active.
		(Row Address Strobe)
18	/RAS	Latches Row Addresses on the positive rising edge of the CLK
		with /RAS "L". Enables row access & pre-charge.
17	/CAS	(Column Address Strobe)
17	/CAS	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
		(Write Enable)
16	/WE	Latches Column Addresses on the positive rising edge of the
	/***	CLK with /CAS low. Enables column access.
00/45	110014/10014	(Data Input/Output Mask)
39/15	UDQM/LDQM	DQM controls I/O buffers.
2, 4, 5, 7, 8, 10,		(Data Input/Output)
11, 13, 42, 44, 45,	DQ0~DQ15	DQ pins have the same function as I/O pins on a conventional
47, 48, 50, 51, 53		DRAM.
1,14,27/	$V_{DD}/V_{SS}$	(Power Supply/Ground)
28,41,54	יטע • י	V <sub>DD</sub> and V <sub>SS</sub> are power supply pins for internal circuits.
3, 9, 43, 49/	$V_{\rm DDQ}/V_{\rm SSQ}$	(Power Supply/Ground)
6, 12, 46, 52		V <sub>DDQ</sub> and V <sub>SSQ</sub> are power supply pins for the output buffers.
40	NC	(No Connection)
40	NC	This pin is recommended to be left No Connection on the
		device.

**Jun. 2010** 5/20 <u>www.eorex.com</u>

### Absolute Maximum Rating

Symbol	Item	Rating		Units
V <sub>IN</sub> , V <sub>OUT</sub>	Input, Output Voltage	-0.3 ~ Vcc±0.3		V
$V_{DD}, V_{DDQ}$	Power Supply Voltage	-0.3 ~	V	
T <sub>OP</sub>	Operating Temperature Range	Commercial	0 ~ +70	°C
I OP	Operating remperature Kange	Extended	-25 ~ +85	C
$T_{STG}$	Storage Temperature Range	-55 ~ +150		°C
$P_D$	Power Dissipation		W	
I <sub>os</sub>	Short Circuit Current	Current 50		mA

**Note:** Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### Capacitance ( $V_{CC}$ =3.3V, f=1MHz, $T_A$ =25 $^{\circ}C$ )

Symbol	Parameter	Min.	Тур.	Max.	Units
C <sub>CLK</sub>	Clock Capacitance	-	-	4	pF
Cı	Input Capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML, DQMU	ı	ı	6.5	pF
Co	Input/Output Capacitance	-	-	6.5	pF

#### Recommended DC Operating Conditions ( $T_A$ =-25°C ~85°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
$V_{DD}$	Power Supply Voltage	3.0	3.3	3.6	V
$V_{DDQ}$	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
V <sub>IH</sub>	Input Logic High Voltage	2.0	-	V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input Logic Low Voltage	-0.3	-	0.8	V

**Note:** \* All voltages referred to V<sub>SS</sub>.

**Jun. 2010** 6/20 <u>www.eorex.com</u>

<sup>\*</sup> VIH may overshoot to VCC + 2.0 V for pulse width of < 4ns with 3.3V. VIL may undershoot to -2.0V for pulse width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.



### **Recommended DC Operating Conditions**

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Ma	Units		
<i>- - - - - - - - - -</i>	T diamotoi	root containent	-6 -7		<b>3</b> 1110	
I <sub>CC1</sub>	Operating Current (Note 1)	Burst length=1, one bank t <sub>RC</sub> ≥t <sub>RC</sub> (min.), I <sub>OL</sub> =0mA, One bank active	110	110	mA	
I <sub>CC2P</sub>	Precharge Standby Current in	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> =min.	12	12	mA	
I <sub>CC2PS</sub>	Power Down Mode	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> = ∞	5	5	mA	
I <sub>CC2N</sub>	Precharge Standby Current in	t <sub>CK</sub> =min.	38	38	mA	
I <sub>CC2NS</sub>	Non-power Down Mode CKE≥V <sub>IL</sub> (min.), /CS=V <sub>IH</sub>			28	mA	
I <sub>CC3P</sub>	No Operating Current t <sub>CK</sub> =min. /CS=V <sub>IH(min.)</sub>	CKE≤V <sub>IL</sub> (max.), power down mode	35	35	mA	
I <sub>CC3N</sub>	4banks active	CKE≥V <sub>IL</sub> (min.)	65	65	mA	
I <sub>CC4</sub>	Operating Current (Burst Mode) (Note 2)	t <sub>CCD</sub> ≥2CLKs, I <sub>OL</sub> =0mA	105	100	mA	
I <sub>CC5</sub>	Auto Refresh Current (Note 3)	t <sub>CK</sub> =min.	150	140	mA	
	Self Refresh Current,	Standard	6	6	mA	
I <sub>CC6</sub>	CKE≤0.2V	Low Power	1.2	1.2	mA	

<sup>\*</sup>All voltages referenced to V<sub>SS</sub>.

**Note 1:** I<sub>CC1</sub> depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t<sub>CK</sub> (min.)

Note 2: I<sub>CC4</sub> depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during  $t_{CK}$  (min.)


**Note 3:** Input signals are changed only one time during  $t_{CK}$  (min.)

# Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I <sub>IL</sub>	Input Leakage Current	$0 \le V_{I} \le V_{DDQ}$ , $V_{DDQ} = V_{DD}$ All other pins not under test=0V	-10	ı	+10	uA
I <sub>OL</sub>	Output Leakage Current	$0 \le V_O \le V_{DDQ}$ , $D_{OUT}$ is disabled	-10	ı	+10	uA
$V_{OH}$	High Level Output Voltage	I <sub>O</sub> =-4mA	2.4	-	-	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>O</sub> =+4mA	-	-	0.4	V

**Jun. 2010** 7/20 <u>www.eorex.com</u>


## **Block Diagram**



## **AC Operating Test Conditions**

 $(V_{DD}=3.3V\pm0.3V, T_A=0^{\circ}C \sim 70^{\circ}C)$ 

Item	Conditions		
Output Reference Level	1.4V/1.4V		
Output Load	See diagram as below		
Input Signal Level	2.4V/0.4V		
Transition Time of Input Signals	2ns		
Input Reference Level	1.4V		



## AC Operating Test Characteristics

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	-6		-7		Units	
Symbol	Farameter	Min.	Max	Min.	Max.	Ullits	
t	Clock Cycle Time	CL=3	6	-	7	-	ns
t <sub>CK</sub>	Clock Cycle Time	CL=2	7.5	-	10	-	115
+	Access Time form CLK	CL=3	-	5.4	ı	5.4	ne
t <sub>AC</sub>	Access fille form CLK	CL=2	-	5.4	-	6	ns
t <sub>CH</sub>	CLK High Level Width		2	-	2.5	-	ns
t <sub>CL</sub>	CLK Low Level Width		2	-	2.5	-	ns
4	Data-out Hold Time	CL=3	2.5	-	2.5	_	no
t <sub>OH</sub>	Data-out Hold Time	CL=2	-	-	-	-	ns
	Data-out High Impedance	CL=3	3	7	3	7	no
t <sub>HZ</sub>	Time (Note 5)	CL=2	-	-	-	-	ns
$t_LZ$	Data-out Low Impedance Tim	ne	1	-	1	-	ns
$t_{HZ}$	Data-out High Impedance Tin	ne	3	6	3	7	ns
t <sub>IH</sub>	Input Hold Time		1	-	1	_	ns
t <sub>IS</sub>	Input Setup Time		1.5	-	1.5	-	ns
t <sub>DQZ</sub>	DQM Data Out Disable Later		2		2	CLK	
t <sub>RSC</sub>	Mode Register Set-up Time	12	-	14	-	ns	
t <sub>SB</sub>	Power Down Mode Entry Tim	0	6	0	7	ns	
t <sub>DS</sub>	Data-in Set-up Time	1.5	-	1.5	_	ns	
t <sub>DH</sub>	Data-in Hold Time		1	-	1	-	

<sup>\*</sup> All voltages referenced to  $V_{\text{SS}}$ .

**Note 5:** t<sub>HZ</sub> defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.

**Jun. 2010** 9/20 <u>www.eorex.com</u>



## AC Operating Test Characteristics (Continued)

(V<sub>DD</sub>=3.3V±0.3V, T<sub>A</sub>=0°C ~70°C/T<sub>A</sub>=-25°C ~ +85°C for extended grade)

Symbol	Parameter		-	-6		-7	
Symbol	Farameter	Min.	Max	Min.	Max.	Units	
t <sub>RC</sub>	ACTIVE to ACTIVE Comman (Note 6)	d Period	60		65		ns
t <sub>RAS</sub>	ACTIVE to PRECHARGE Co Period (Note 6)	mmand	42	100K	45	100K	ns
t <sub>RP</sub>	PRECHARGE to ACTIVE Co Period (Note 6)	mmand	18		20		ns
t <sub>RCD</sub>	ACTIVE to READ/WRITE De (Note 6)	lay Time	18		20		ns
t <sub>RRD</sub>	ACTIVE(one) to ACTIVE(ano Command (Note 6)	12		15		ns	
t <sub>CCD</sub>	READ/WRITE Command to READ/WRITE Command	1		1		CLK	
t <sub>DPL</sub>	Date-in to PRECHARGE Con	nmand	2		2		CLK
t <sub>BDL</sub>	Date-in to BURST Stop Comr	mand	1		1		CLK
	Data-out to High	CL=3	3		3		01.14
t <sub>ROH</sub>	Impedance from PRECHARGE Command	CL=2	2		2		CLK
t <sub>SREX</sub>	Self Refresh Exit Time		1		1		CLK
t <sub>WR</sub>	Write Recovery Time, Auto pr	2		2		CLK	
t <sub>DQW</sub>	DQM Write Mask Latency	0		0		CLK	
t <sub>REF</sub>	Refresh Time (8,192 cycle)			64		64	ms

<sup>\*</sup> All voltages referenced to  $V_{\mbox{\scriptsize SS}}.$ 

**Note 6:** These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

The number of clock cycles = Specified value of timing/clock period (Count Fractions as a whole number)

**Jun. 2010** 10/20 <u>www.eorex.com</u>

#### Recommended Power On and Initialization


The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. (Like a conventional DRAM) During power on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed VDD + 0.3V on any of the input pins or VDD supplies. (CLK signal started at same time)

After power on, an initial pause of 200  $\mu$ s is required followed by a precharge of all banks using the precharge command.


To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.

**Jun. 2010** 11/20 www.eorex.com

## Simplified State Diagram



## Address Input for Mode Register Set



BA1	BA0	A12/A11	A10	A9	A8	A7	Operation Mode
0	0	0	0	0	0	0	Burst READ/Burst WRITE
0	0	0	0	1	0	0	Burst READ/Single WRITE

### Burst Type (A3)

Burst Length	A2	A1 A0	Sequential Addressing	Interleave Addressing
2	Х	X 0	0 1	0 1
2	Х	X 0	1 0	1 0
	Х	0 0	0 1 2 3	0 1 2 3
4	X	0 1	1230	1032
4	X	1 0	2301	2301
	Х	1 1	3 0 1 2	3 2 1 0
	0	0 0	01234567	01234567
	0	0 1	12345670	10325476
	0	1 0	23456701	23016745
8	0	1 1	34567012	32107654
ŏ	1	0 0	45670123	45670123
	1	0 1	56701234	54761032
	1	1 0	67012345	67452301
	1	1 1	70123456	76543210
Full Page *	n	n n	Cn Cn+1 Cn+2	-

<sup>\*</sup> Page length is a function of I/O organization and column addressing x16 (CA0 ~ CA8): Full page = 512bits

#### 1. Command Truth Table

		CI	ΚE					BA0,		A11,
Command	Symbol	n-1	n	/CS	/RAS	/CAS	/WE	BA1	A10	A9~A0
Ignore Command	DESL	Н	Χ	Н	Χ	Х	Х	Х	Х	Х
No operation	NOP	Ι	Х	L	Н	Н	Η	Χ	Χ	Х
Burst stop	BSTH	Н	Х	L	Н	Н	L	Χ	Χ	Х
Read	READ	Ι	X	L	Н	L	Η	V	Ш	V
Read with auto pre-charge	READA	Ι	X	L	Н	L	Η	V	Η	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	٧
Write with auto pre-charge	WRITA	Η	Χ	L	Н	L	L	V	Н	V
Bank activate	ACT	Ι	X	L	L	Н	Η	V	>	V
Pre-charge select bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge all banks	PALL	Η	Χ	L	L	Н	L	Χ	Н	Х
Mode register set	MRS	Н	Χ	L	L	L	L	L	L	V

<sup>\*</sup> H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

**Jun. 2010** 14/20 <u>www.eorex.com</u>

#### 2. DQM Truth Table

Command	Cumbal	CI	/CS	
Command	Symbol	n-1	n	703
Data write / output enable	ENB	Н	х	Н
Data mask / output disable	MASK	Н	Х	L
Upper byte write enable / output enable	BSTH	Н	х	L
Read	READ	Н	Х	L
Read with auto pre-charge	READA	Н	х	L
Write	WRIT	Н	Х	L
Write with auto pre-charge	WRITA	Н	Х	L
Bank activate	ACT	Н	Х	L
Pre-charge select bank	PRE	Н	Х	L
Pre-charge all banks	PALL	Н	Х	L
Mode register set	MRS	Н	Х	L

<sup>\*</sup> H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

#### 3. CKE Truth Table

Command	Command	Symbol		ΚE	/cs	/RAS	/CAS	/WE	۸ ما ما پ	
Command	Command	Symbol	n-1	n	2	/KAS	CAS	/VV E	Addr.	
Activating	Clock suspend mode entry		Н	┙	Χ	Χ	Χ	Χ	X	
Any	Clock suspend mode		L	L	Χ	Χ	Χ	Χ	X	
Clock suspend	Clock suspend mode exit		L	Ι	Χ	Χ	Χ	Χ	X	
Idle	CBR refresh command	REF	Н	Η	L	L	L	Н	X	
Idle	Self refresh entry	SELF	Н	L	L	L	L	Н	Х	
Calf rafragh	Self refresh exit		L	Τ	Ш	Τ	Τ	Η	X	
Self refresh	Sell refresh exit		L	Н	Н	Χ	Χ	Χ	Х	
Idle	Power down entry		Н	L	Χ	Χ	Χ	Χ	X	
Power down	Power down exit		L	Н	Χ	Χ	Χ	Χ	X	

<sup>\*</sup>H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

**Jun. 2010** 15/20 <u>www.eorex.com</u>



# 4. Operative Command Table (Note 7)

Current	/CS	/R	/C	/W	Addr.	Command	Action	Notes
state	,00	,.v	,0	,	Addii	Communa	70.001	110100
	Н	Χ	Χ	Χ	Х	DESL	Nop or power down	8
	L	Н	Н	Χ	Х	NOP or BST	Nop or power down	8
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	9
ldle	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	9
	L	L	Н	Н	BA/RA	ACT	Row activating	
	L	L	Н	L	BA, A10	PRE/PALL	Nop	
	L	L	L	Н	Χ	REF/SELF	Refresh or self refresh	10
	L	L	L	L	Op-Code	MRS	Mode register accessing	
	Н	Χ	Χ	Χ	Х	DESL	Nop	
	L	Н	Н	Χ	Х	NOP or BST	Nop	
<b>D</b>	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read : Determine AP	11
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write : Determine AP	11
active	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge	12
	L	L	L	Н	Х	REF/SELF	ILLEGAL	10
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Χ	Χ	Х	DESL	Continue burst to end→ Row active	
	L	Н	Н	Н	Х	NOP	Continue burst to end→ Row active	
	L	Н	Н	L	Х	BST	Burst stop→ Row active	
Read	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read : Determine AP	13
rtouu	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write : Determine AP	13,14
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	10
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Χ	Χ	Х	DESL	Continue burst to end→ Write recovering	
	L	Н	Н	Н	Х	NOP	Continue burst to end→ Write recovering	
	L	Н	Н	L	Х	BST	Burst stop→ Row active	
\A/!:	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8	13,14
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7	13
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	15
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

H = High level, L = Low level, X = High or Low level (Don't care)

**Jun. 2010** 16/20 <u>www.eorex.com</u>

# 4. Operative Command Table (Continued) (Note 7)

Current	/CS  /R   /C   /W		Addr.	Command	Action	Notes		
state	/03	//	(	/ • •	Addi.	Command	Action	Notes
	Н	Χ	Х	Х	Х	DESL	Continue burst to end→ Pre-charging	
	L	Н	Н	Н	Χ	NOP	Continue burst to end→ Pre-charging	
	L	Н	Н	L	Χ	BST	ILLEGAL	
Read with AP	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	9
Read Willi AF	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	9
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	9
	L	L	L	Н	Χ	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Х	Х	Χ	DESL	burst to end→ Write	
							recovering with auto pre-charge	
	L	Н	Н	Н	Χ	NOP	Continue burst to end→ Write	
							recovering with auto pre-charge	
	L	L H H L		L	Χ	BST	ILLEGAL	
Write with AP	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	9
	L	Τ	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	9
	L	لــ	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	9
	L	L	L	Н	Χ	REF/SELF	ILLEGAL	
L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Χ	Х	Х	Χ	DESL	Nop→ Enter idle after t <sub>RP</sub>	
	L	Н	Н	Н	Χ	NOP	Nop→ Enter idle after t <sub>RP</sub>	
	L	Н	Н	L	Χ	BST	ILLEGAL	
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	9
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	9
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	Nop→ Enter idle after t <sub>RP</sub>	
	L	L	L	Н	Χ	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Х	Х	Χ	DESL	Nop→ Enter idle after t <sub>RCD</sub>	
	L	Н	Н	Н	Χ	NOP	Nop→ Enter idle after t <sub>RCD</sub>	
	L	Н	Н	L	Χ	BST	ILLEGAL	
Row	L	Η	L	Н	BA/CA/A10	READ/READA	ILLEGAL	9
activating	L	Н	L	L	BA/CA/A10		ILLEGAL	9
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9,16
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	9
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

**Jun. 2010** 17/20 <u>www.eorex.com</u>

# 4. Operative Command Table (Continued) (Note 7)

Current state	/CS	/R	/C	/W	Addr.	Command	Action	Notes
	Н	Χ	Х	Х	Х	DESL	Nop→ Enter row active after t <sub>DPL</sub>	
	L	Н	Н	Н	Х	NOP	Nop→ Enter row active after t <sub>DPL</sub>	
Write	L	Н	Н	L	Х	BST	Nop→ Enter row active after t <sub>DPL</sub>	
recovering	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP	
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP	14
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	9
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Х	Х	Х	DESL	Nop→ Enter pre-charge after t <sub>DPL</sub>	
	L	Н	Н	Н	Х	NOP	Nop→ Enter pre-charge after t <sub>DPL</sub>	
Write	L	Н	Н	L	Х	BST	Nop→ Enter pre-charge after t <sub>DPL</sub>	
recovering	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	9,14
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	9
with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Х	Χ	Х	DESL	Nop→ Enter idle after t <sub>RC</sub>	
Refreshing	L	Н	Н	Х	Х	NOP/ BST	Nop→ Enter idle after t <sub>RC</sub>	
	L	Н	L	Χ	Х	READ/WRIT	ILLEGAL	
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL	
	L	L	L	Χ	Х	REF/SELF/MRS	ILLEGAL	
	Н	Χ	Х	Χ	Х	DESL	Nop	
Mode	L	Н	Н	Н	Х	NOP	Nop	
Register	L	Н	Н	L	Х	BST	ILLEGAL	
Accessing	L	Н	L	Χ	Х	READ/WRIT	ILLEGAL	
riocosing	L	L	Х	Х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 7: All entries assume that CKE was active (High level) during the preceding clock cycle.

Note 8: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode.

All input buffers except CKE will be disabled.

Note 9: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 10: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode.

All input buffers except CKE will be disabled.

Note 11: Illegal if  $t_{\text{RCD}}$  is not satisfied.

Note 12: Illegal if t<sub>RAS</sub> is not satisfied.

Note 13: Must satisfy burst interrupt condition.

Note 14: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

Note 15: Must mask preceding data which don't satisfy t<sub>DPL</sub>.

Note 16: Illegal if t<sub>RRD</sub> is not satisfied.



#### 5. Command Truth Table for CKE

Current	_	ΚE	/CS	/R	/C	/W	Addr.	Action	Notes
state	n-1	n	. V					INVALID OUT ( ) A DESTRUCTION OF THE STREET	
	Η .	X	X	X	X	X	X	INVALID, CLK (n – 1) would exit self refresh	
	L	<u>H</u>	Η .	X	X	X	X	Self refresh recovery	
Self refresh	L	<u>H</u>	L	H	H	X	X	Self refresh recovery	
	L	<u>H</u>	L	Η.	L	X	X	ILLEGAL	
	L ·	<u>H</u>	L	L	X	X	X	ILLEGAL	
	L	<u>L</u>	Χ	X	X	X	X	Maintain self refresh	
	Η ::	<u>H</u>	H	X 	X 	X	X	Idle after t <sub>RC</sub>	
	H 	<u>H</u>	L	Η :	Н.	X	X	Idle after t <sub>RC</sub>	
Self refresh	Н	H	L	Η .	L	X	X	ILLEGAL	
recovery	H	<u>H</u>	L	L	X	X	X	ILLEGAL	
	Н	L	Н	X	X	X	X	ILLEGAL	
	Н	L	L	Н	Н	Х	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
Power	Н	Χ	Χ	Χ	Χ	Χ	Х	INVALID, CLK(n-1) would exit power down	
down	L	Н	Χ	Χ	Х	Χ	Х	Exit power down→ Idle	
	L	L	Χ	Χ	Х	Χ	Х	Maintain power down mode	
	Н	Н	Н	Χ	Χ	Χ		Refer to operations in Operative Command Table	
	Н	Н	L	Н	Χ	Χ		Refer to operations in Operative Command Table	
	Н	Н	L	L	Н	Χ		Refer to operations in Operative Command Table	
	Н	Н	L	L	L	Н	Х	Refresh	
Both banks	Н	Н	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
idle	Н	L	Н	Χ	Χ	Χ		Refer to operations in Operative Command Table	
	Н	L	L	Н	Χ	Χ		Refer to operations in Operative Command Table	
	Н	L	L	L	Н	Χ		Refer to operations in Operative Command Table	
	Н	L	L	L	L	Н	Х	Self refresh	17
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Χ	Χ	Χ	Χ	Χ	Х	Power down	17
Row active	Н	Χ	Χ	Χ	Χ	Χ	Х	Refer to operations in Operative Command Table	
IVOM ACTIVE	L	Χ	Χ	Χ	Χ	Χ	Х	Power down	17
Any state	Н	Н	Χ	Χ	Χ	Χ		Refer to operations in Operative Command Table	
other than	Н	L	Χ	Χ	Χ	Χ	Х	Begin clock suspend next cycle	18
listed above	L	Н	Χ	Χ	Χ	Χ	Х	Exit clock suspend next cycle	
	L	L	Χ	Χ	Χ	Χ	Х	Maintain clock suspend	

H = High level, L = Low level, X = High or Low level (Don't care)

Note 17: Self refresh can be entered only from the both banks idle state.


Power down can be entered only from both banks idle or row active state.

Note 18: Must be legal command as defined in Operative Command Table

**Jun. 2010** 19/20 <u>www.eorex.com</u>

## Package Description

#### 54-Pin Plastic TSOP-II (400mil)



① Does not include plastic or metal protrusion of 0.15 max. per side

Unit in inches [mm]